Design a basic arithmetic circuit with output validity feature. The design was modeled using Verilog. A Digilent Basys 3 FPGA board was used for this lab.