Design and implement a finite state machine (FSM) to detect a particular sequence of inputs, and yield an output accordingly. The design was modeled using Verilog. A Digilent Basys 3 FPGA board was used for this lab.