Generate a Fibonacci sequence, a list of numbers where each term is a sum of the previous two. The design was modeled using Verilog. This lab involved a Digilent Basys 3 FPGA board.